Formal Equivalence Checking (EC) has become a standard part of the ASIC development flow, replacing almost all gate level simulation with a rigorous consistency check between pre- and post-synthesized ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback